Model checking

Results: 996



#Item
691Modal logic / Non-classical logic / Common knowledge / Multi-agent system / Model checking / Temporal logic / Proposition / Kripke semantics / Logic / Mathematical logic / Philosophical logic

Multi-Agent Planning with Knowledge, Action and Time Mario R. F. Benevides1 , Luis R. M. Lopes1 1 Programa de Engenharia de Sistemas e Computac¸a˜ o, COPPE/UFRJ, Cidade Universit´aria, Centro de Tecnologia, Bloco H

Add to Reading List

Source URL: www.lbd.dcc.ufmg.br

Language: English - Date: 2011-06-27 10:05:13
692Mathematics / Binary decision diagram / Model checking / Computer programming / Decomposition / Lookup table / Decomposition method / Boolean algebra / Computing / Diagrams

A New Enhanced Constructive Decomposition and Mapping Algorithm Alan Mishchenko Xinning Wang

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2003-03-28 23:46:48
693Counterexample / Abstract art / Mind / Culture / Visual arts / Abstraction / Model checking

A Single-Instance Incremental SAT Formulation of Proof- and Counterexample-Based Abstraction Niklas Een, Alan Mishchenko Nina Amla

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2010-08-11 17:54:26
694Computing / Diagrams / Binary decision diagram / Model checking / Electronic design automation / Lookup table / Boolean function / Field-programmable gate array / Canonical form / Mathematics / Boolean algebra / Electronic engineering

社団法人 電子情報通信学会 THE INSTITUTE OF ELECTRONICS, INFORMATION AND COMMUNICATION ENGINEERS 信学技報 TECHNICAL REPORT OF IEICE

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2002-11-23 21:54:00
695Graph connectivity / Diagrams / Models of computation / Directed acyclic graph / Transitive closure / Reachability / Unreachable memory / Model checking / Connected component / Graph theory / Mathematics / Theoretical computer science

Inductively Finding a Reachable State Space Over-Approximation Michael L. Case Alan Mishchenko

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2006-05-01 16:01:54
696Software / Model checkers / Software testing / Model checking / Simulink / Java Pathfinder / SPIN model checker / Constraint automaton / Software verification / Automata theory / Theoretical computer science / Computing

1 Rapid Property Specification and Checking for Model-Based Formalisms Daniel Balasubramanian, Gabor Pap, Harmon Nine, Gabor Karsai

Add to Reading List

Source URL: www.isis.vanderbilt.edu

Language: English - Date: 2011-04-21 15:55:05
697Logic / Automated theorem proving / Agent-based model / Complex systems theory / Reasoning system / Model checking / Epistemic modal logic / Algorithm / Artificial intelligence / Science / Multi-agent systems

QAPL[removed]Verification of Resource Requirements of Distributed Reasoning Agents 1 Natasha Alechina, Brian Logan, Nguyen Hoang Nga, Abdur Rakib2 School of Computer Science

Add to Reading List

Source URL: www.cs.nott.ac.uk

Language: English - Date: 2008-06-18 10:10:29
698Boolean algebra / Algebraic logic / Diagrams / Computability theory / Binary decision diagram / Model checking / Indicator function / Recursion / Function / Mathematics / Mathematical logic / Mathematical analysis

An Introduction to Zero-Suppressed Binary Decision Diagrams Alan Mishchenko Department of Electrical and Computer Engineering Portland State University, Portland, OR 97207, USA [removed]; http://www.ee.pdx.edu/~a

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2001-09-30 22:57:32
699Logical syntax / Constructible universe / Interpretation / Well-formed formula / Logic / Formal languages / Model theory

Model-Checking Memory Requirements of Resource-Bounded Reasoners

Add to Reading List

Source URL: www.cs.nott.ac.uk

Language: English - Date: 2009-09-11 12:40:27
700Boolean algebra / Diagrams / Digital electronics / And-inverter graph / Binary decision diagram / Logic optimization / Model checking / Boolean function / Logic synthesis / Electronic engineering / Electronic design automation / Formal methods

FRAIGs: A Unifying Representation for Logic Synthesis and Verification Alan Mishchenko, Satrajit Chatterjee, Roland Jiang, Robert Brayton Department of EECS, University of California, Berkeley {alanmi, satrajit, jiejiang

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2005-04-01 15:19:32
UPDATE